I have been reviewing the Apollo Lake Platform Leaf Hill CRB (document #561529) and notice that is using four x32 LPDDR4 memory devices. I also notice that all of the memories have the ODT_CA pins tied high to VDDQ. With that there are no external terminations required. Some signals like the command address line CA5 go to two pins so I am wondering how the ODT is configured. Does anyone have any experiences working with LPDDR4?
↧