Reliability FIT information for Gladden Celeron AV8062701147000
Does anyone have a suggestion on how to obtain reliability FIT information for an Intel component, part number AV8062701147000? It's a Gladden Celeron. I do not seem to be able to locate that...
View Article请教一下Apollo Lake 最大支持多大内存？支持几个内存通道？支持的内存最大频率是多少?
最大支持仍然是8GB 内存，2 个内存通道，DDR3L 最大支持1867MT/s 或LPDDR4 最大支持2400MT/s
View ArticleOPS-compliant Digital Signage Module Supports Intel® Kaby Lake – OPS500-501-H
Axiomtek OPS500-501-H is an OPS compliant digital signage player wich now supports the latest 7th generation Intel® Core™ and Celeron® processors (codename: Kaby Lake) with the Intel® H110 chipset. The...
View ArticleClik here to view.
Kaby Lake Pico-ITX motherboard supports AMT 11 and wide temp.
Axiomtek PICO512 is an ultra-compact Pico-ITX embedded SBC designed to support the latest 7th generation Intel® Core™ processor or Celeron® processor 3965U (codename: Kaby Lake). With a rugged and...
View ArticleApollo Lake 有几个 USB3.0 , PCIe2.0 和SATA3.0?
Apollo Lake 和上一代Braswell 的I/O 不同，使用的是可灵活定义的I/O 设计，通过FW 配置，可出现支持最多6 个USB3.0，或最多4 个PCIe2.0 设备，最多支持2 个SATA 3.0 的组合，但总共只能有10 个高速I/O 口。
View Articlebraswell pcie training
i have FPGA device pcie, but i load fpga after enumeration pcie, how to configure braswell for support pcie hot-plug ? or re-launch training pcie ?
View ArticleWind River extends its involvement in Linux Foundation open-source projects
This month, we’ve seen a couple of announcements from the Linux Foundation that are highly relevant to the networking and telecom markets. As a strong contributor to open-source projects for these...
View ArticleClik here to view.
How to create Apollo-lake IFWI.bin for coreboot coding use
Dear all, I bring up Apollo lake +DDR-3L board, use Coreboot + Intel FSP, https://firmware.intel.com/projects/minnowboard3MinnowBoard3 0.62 Binary Object Modules (ZIP file; for use with EDK II...
View Article请问Apollo Lake的内存设计方式有哪些？
Apollo Lake支持 6层板的Memory Down设计， 6层板的SODIM设计方式。详细的设计指导，请参考文档557775和559207。
View Article请问Apollo Lake 的内存设计方式有哪些？
Apollo Lake 支持 6 层板的Memory Down 设计， 6 层板的SODIM 设计方式。详细的设计指导，请参考文档557775 和559207。
View ArticleApollo Lake boot image stitching fails at Iunit.bin
Hello, I am following the steps in the Intel Firmware Support Package for Apollo Lake SoC MR2 (Kit # 566285) Release Notes to stitch a boot loader image for the Oxbow Hill CRB. I am using...
View ArticleC612 USB3.0 problem on Window10
Hello,I have a problem about USB3.0 .- Broadwell-EP(Xeon E5-26xx v4) and C612 chipset- AMI BIOS- Windows10 Pro. 64bit- Intel chipset driver for C612 (ver. 10.1.2.84) USB3.0 storage devices are not...
View ArticleApollo Lake 对PCIe 接口的支持是怎样的？
Apollo Lake 一共有6 个pcie lane, 支持x1, x2, x4 的连接方式，由于只有4 个pcie clock，所以最多只支持4 个pcie 设备。
View ArticleApollo Lake 支持I2C 和I2S 设备吗?
支持I2C 设备和I2S 设备，I2S 设备本是适用于audio codec，但intel现有的CRB 验证的audio codec 都是HDA 的设备。
View ArticleHow to improve real-time performance of i5 6440EQ?
Hi guys we faced a problem. During the application of EtherCAT Bus TECH in 32-bit win8.1, we found that 6 Generation Skylake CPU (i5 6440EQ) showed very bad real-time behavior, under the premise that...
View Article